

Thermal Analysis of a 3D Die-Stacked High-Performance Microprocessor

Kiran Puttaswamy
Georgia Institute of Technology
School of Electrical and Computer Engineering
Atlanta, GA
kiranp@ece.gatech.edu

Gabriel H. Loh
Georgia Institute of Technology
College of Computing
Atlanta, GA
loh@cc.gatech.edu

ABSTRACT

3-dimensional integrated circuit (3D IC) technology places circuit blocks in the vertical dimension in addition to the conventional horizontal plane. Compared to conventional planar ICs, 3D ICs have shorter latencies as well as lower power consumption, due to shorter wires. The benefits of 3D ICs increase as we stack more die, due to successive reductions in wire lengths. However, as we stack more die, the power density increases due to increasing proximity of active (heat generating) devices, thus causing the temperatures to increase. Also, the topmost die on the 3D stack are located further from the heat sink and experience a longer heat dissipation path. Prior research has already identified thermal management as a critical issue in 3D technology. In this paper, we evaluate the thermal impact of building high-performance microprocessors in 3D. We estimate the temperatures of a planar IC based on the Alpha 21364 processor as well as 2-die and 4-die 3D implementations of the same. We show that, compared to the planar IC, the 2-die implementation and 4-die implementation increase the maximum temperature by 17 Kelvin and 33 Kelvin, respectively.

Categories and Subject Descriptors

B.7 [Integrated Circuits]: Advanced technologies

General Terms

Reliability, Experimentation

Keywords

Thermals, 3D Technology, Power density

1. INTRODUCTION

3D integrated circuit (3D IC) technology greatly reduces wire lengths [1] thus providing faster on-chip communica-

tion. 3D IC technology places planar circuit blocks in the vertical dimension and connects the blocks with a high-density and low-latency interface. Two functional blocks connected by a global wire in a planar IC can instead be stacked to drastically reduce the wire lengths. Wire-dominated functional blocks such as caches and register files can be stacked on top of themselves to reduce intra-block wiring [2, 3, 4]. Reducing the amount of wire can also have a significant impact on power consumption [5]. 3D technology provides the dual benefits of reduced latency and reduced power dissipation. Current high-performance processors are increasingly being constrained by the wire RC delays [6] and power dissipation [7], thus making 3D integration technology an appropriate new technology for building processors. Processor companies are actively researching the 3D technology [8, 9, 10, 11]. Academic research effort has focused on the circuit implementation, process technology, physical design and automated design tools [12, 13, 14, 15, 16, 2, 17].

The benefits of 3D ICs increase as we stack more die, due to successive reductions in wire lengths. However, as we stack more die, the power density increases due to vertical stacking of the active devices and reduced die footprint, thus causing the on-chip temperatures to increase. Also, the topmost die on the 3D stack are located further from the heat sink and experience a longer heat dissipation path in the vertical direction to the heat sink. Increased power density has made thermal management to be identified as a critical issue in 3D technology [18]. In this paper, we analyze the thermal impact of 3D IC technology on high-performance microprocessors by estimating the temperatures of a planar IC based on the Alpha 21364 processor as well as 2-die and 4-die 3D IC implementations of the same.

The rest of the paper is organized as follows. Section 2 provides a short background on 3D integration technology. Section 3 describes our high-performance processor model in planar and 3D technologies. Section 4 describes our experimental methodology. Section 5 presents our results and analysis. Section 6 discusses the related work. Section 7 summarizes our conclusions.

2. 3D INTEGRATION TECHNOLOGY

There are different types of 3D integration technologies based on the styles of fabrication. A majority of the 3D technologies fall under one of the two categories, namely die-bonding and Multi-layer Buried Structures (MLBS) [3]. The die-bonding 3D technology processes the circuits using conventional 2D fabrication processes and uses metal vias

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

GLSVLSI'06, April 30–May 2, 2006, Philadelphia, PA, USA.
Copyright 2006 ACM 1-59593-347-6/06/0004 ...\$5.00.




Figure 1: (a) A planar IC (b) A 3D IC with 2-die (c) A 3D IC with 4-die

to bond the planar die vertically [19, 20]. In this paper, we model a die-bonding 3D integration technology that vertically stacks planar die and bonds them at the interface through metal stubs (die-to-die vias). Figure 1(a) shows a conventional planar IC modeled as five layers: metal layers (A), active silicon (B), bulk silicon (C), heat spreader (D) and heat sink (E). The heat spreader is attached to the bulk silicon with a thermal interface material [21]. Figure 1(b) shows a 2-die 3D IC built with two planar die stacked with their metal layers face-to-face (F2F). There can be three different stacking topologies for interfacing multiple planar die namely, face-to-face (F2F), face-to-back (F2B) and back-to-back (B2B). The different topologies have different quality and pitch of the die-to-die (D2D) vias at the interfaces and thus influence the benefits obtained from building a 3D IC. Current 3D technology supports $\sim 2\mu\text{m}$ F2F vias and $\sim 4\mu\text{m}$ B2B vias [22]. For the 2-die 3D IC with the F2F topology shown in Figure 1(b), D2D vias are etched and deposited on top of the metal layer of each of the planar die using conventional metal etching technology. Therefore, the via pitch can be as dense as regular on-die interconnects, and the realizable pitch is only limited by the accuracy of aligning the two die. The two die are aligned so that the vias line up vertically and bonded using thermocompression to fuse the vias on the two die [23]. The die-to-die via interface is densely populated since the vias are required as the physical bonding mechanism independent of whether they actually carry a signal. The bulk silicon layer of the top die is thinned down with chemical-mechanical polishing down to only $\sim 10\mu\text{m}$ allowing low impedance backside vias to be etched through, which provide I/O and power/ground connections.

Figure 1(c) shows a 4-die 3D IC that combines two F2F 2-die stacks with a B2B interface between the pairs of die. Vias are etched through the thinned backside silicon of the intermediate die to provide connectivity from one pair to the other. In the rest of the paper, we model the 2-die and 4-die 3D ICs as shown in Figure 1(b) and Figure 1(c), respectively.

3. PROCESSOR MODEL

In this section, we describe our models for the planar and 3D IC implementations of a high-performance processor. Figure 2 shows our baseline model based on the Alpha




Figure 2: Baseline processor based on the Alpha 21364 (L2 cache not shown)

21364. We assume a 70 nm technology [24] with a supply voltage of 0.9 volts and copper metallization with eight metal layers.

We model the 3D implementations of our baseline processor by either partitioning and stacking the planar functional blocks such that a part of each functional block resides on each stacked die or by stacking the whole units on one of the die depending on benefits and feasibility.

For the 2-die stacked 3D IC implementation, we partition and stack the SRAM-based blocks such as caches and register files such that half the entries are on each of the die [2, 3]. 3D self-stacking of functional blocks with half the entries on each of the die, halves the wires running across the entries and thus reduces the latency and power consumption of those blocks. Similarly, we stack the CAM-based blocks such as instruction schedulers with half the entries on each die. CAM-based structures include a broadcast mechanism that has a high amount of wire complexity. With 3D stacking, the wire complexity greatly reduces and lowers both the latency and power consumption. Combinational logic blocks such as arithmetic and logical units are split such that either half the operands are processed on each of the die or whole units are placed on one of the stacked die depending on benefits and feasibility. Note that the 3D partitioning

Material	Specific heat capacity (SHC) $J/m^3/K$	Thermal resistivity (TR) $(W/m/K)^{-1}$
Cu	3.49E+6	2.53E-3
Si	1.75E+6	0.01
SiO_2	1.79E+6	1.69
Air	1.51	40

Table 1: Material properties

of logic-intensive structures such as adders may not in itself provide significant latency and power benefits. But the partitioning of arithmetic units might in turn significantly reduce the wire-intensive bypass network that is needed to communicate the results generated by the arithmetic units among themselves. For the 4-die 3D IC implementation, we similarly partition each microarchitectural block into four subblocks to be placed on each of the four stacked die. With such partitioning, the 2-die (4-die) stacked 3D IC will have approximately half (quarter) the footprint as the planar IC.

4. EXPERIMENTAL METHODOLOGY

We use a thermal simulation tool called HotSpot 3.0 from the University of Virginia [25] for thermal simulations. HotSpot can model multiple layers of silicon and metal required to model a 3D IC. HotSpot takes power consumption data and layer parameters as inputs and generates the steady state temperatures for various functional blocks. Using HotSpot, we simulate each die as three layers: bulk silicon, active silicon, and the metal layer. We compute an average specific heat capacity (SHC) and thermal resistivity (TR) of the metal layer taking into account the proportion of the metal and inter-layer dielectric on each of the layers. We obtained the material properties, listed in Table 1 from the CRC handbook [26]. For the interface between adjacent die, we compute an average SHC and an average TR based on the fraction of the interface that is occupied by copper versus air. We model the D2D via width to be half of the via pitch, which results in a 25% copper occupancy (75% air) at the die-to-die interface. We use a phase change metallic alloy [21] for the thermal interface material (TIM) between the bulk silicon layer of the last die and the heat spreader. We use HotSpot’s default heat spreader and heat sink models.

We have developed Spice circuit models of the 3D circuits and use it to generate the power consumption data for the 3D processor thermal simulations. We partition the planar functional blocks as explained in Section 3 to create the 3D ICs. Note that the 3D ICs have a smaller, denser footprint than the planar IC depending on the number of stacked die. We utilize the latency saving of 3D ICs to proportionally increase their clock frequency which in turn increases the power consumption.

We generated the power numbers for each functional block in a 70 nm [24] technology by scaling the power data provided by HotSpot for the planar configuration. We modified the configuration parameters and the layer parameters to represent our 3D ICs. We ran the simulations twice to collect the steady-state temperatures of the functional blocks. For the first simulation, we set the initial temperature to be 350 K. HotSpot takes the power trace data, the configuration parameters and the layer parameters and generates the steady state temperatures for various functional blocks. Then, we used those steady state temperatures as initial




Figure 3: Temperatures of functional blocks on planar and 3D ICs

temperatures and regenerated the steady state temperature data. We present our results using this methodology in Section 5.

5. RESULTS

In this section, we present our thermal analysis of planar and 3D implementations of the high-performance processor. We begin by presenting the effect of power density on the 3D ICs.

5.1 Power Density Modeling

Based on our Spice circuit simulations of the 3D circuits, we assign the total power of the functional blocks to the 2-die and 4-die 3D ICs. Based on the self-stacking approach as explained in Section 3, we assume that the total power consumption of each of the functional blocks on the 3D IC is uniformly distributed among the corresponding stacked partitions of the block. As an example of our approach, if an arithmetic adder consumes a power of 300 milliwatts on the planar IC and our Spice circuit simulation of a 2-die stacked 3D adder shows a power reduction of 5% over the planar adder, we assign the power consumption of the 2-die 3D adder to be 285 milliwatts which translates to a power consumption of 142.5 milliwatts on each of the two stacked die. Note that our power calculation takes into account both the reduction due to reduced wire RC and the increase due to increased operating frequency. We similarly assign the power consumption of other functional blocks on each of the die. Note that this is a conservative assumption in terms of power density since it is possible to self-stack some circuit blocks such that only one of the stacked partitions is active at any given time. For example, consider a planar cache that has 256 lines. The 2-die 3D implementation stacks 128 lines on each die. The address decoding logic of the 3D cache selects only one of the two die based on the input address. Thus, the address decoding logic generates activity and power dissipation on only one of the die, thus cutting the overall switching power roughly in half. This power reduction might offset the halving of the 3D footprint and cause the 3D power density to be roughly the same as that of the planar processor. Also, if different functional blocks are vertically stacked, they may not both be actively dissipating power simultaneously. For example, if




Figure 4: Temperatures on each of the four die on a 4-die stacked 3D IC

an integer adder is stacked on an integer multiplier, only one of them might be active based on the application requirements. Thus, distributing the power of each of the 3D circuit blocks uniformly among the stacked die is a conservative power density model.

Figure 3 shows the die temperatures of planar and 3D ICs based on our thermal analysis. From Figure 3, the maximum temperature on the planar IC is 307.9 K. The corresponding maximum temperatures on the 2-die and 4-die 3D implementations are 320.5 K (12.6 K increase over the planar IC) and 334.1 K (26.2 K increase over the planar IC), respectively. Note that the rough doubling of the power density experienced by the 3D ICs has lead to only a moderate increase (12.6 K and 26.2 K for 2-die and 4-die ICs, respectively) in the maximum on-chip temperatures. The maximum temperatures from our experiments is in contrast to the data published by prior research where the 2-die 3D ICs are reported to increase the on-chip temperatures by as much as 50 K [27, 28]. The large difference in the reported temperatures can be explained by the fact that we include modeling of vias, that serve as efficient heat dissipation paths and also that our model is built using the current advancements such as copper metallization and efficient packaging materials [21].

5.2 Temperatures on stacked die

We compare the temperatures on the individual die of the 4-die 3D IC. Figure 4 shows the temperatures of the functional blocks on each of the four die on the 4-die 3D IC. From Figure 4, we see that, for each functional block, the die that are further away from the heat sink have a slightly higher temperature than the die that are closer to the heat sink. But the overall difference in temperatures among the individual die themselves is not large suggesting that the die interfaces are efficient at handling inter-die thermals.

5.3 Modeling Clock Power and Leakage Power

We refine the power density model by adding clock power and leakage power estimates to our high-performance processor. The Alpha processor has been reported to have the clock power to be 34% of the system power [29]. Since our baseline processor is based on the Alpha processor core, we assign the clock power to be 34% of the system power and correspondingly increase the power consumption of each of




Figure 5: Maximum Temperature Increase with Clock and Leakage Power Modeling




Figure 6: Thermal Profile of the Planar Processor

the functional blocks in both the planar and the 3D ICs. We model the leakage power to be 15% of the system power in a 70 nm technology based on the leakage power data in [30]. Note that we do not model the dependence of leakage power on temperature.

Figure 5 plots the increase over the planar IC temperature for the 3D ICs after taking the system clock power and the leakage power into account. From Figure 5, the maximum temperatures on the 2-die and 4-die 3D implementations increase by 16.4 K and 32.2 K, respectively over the planar baseline. The increased temperatures on the 3D ICs may require more aggressive cooling mechanisms [31], thus increasing manufacturing costs.

5.4 Thermal Profiles

In this section, we report the thermal profiles on the planar and 3D ICs. The thermal profile of the planar IC in Figure 6 shows the execution unit, the instruction TLB and data cache to be the hotspots. The thermal profile of the 3D IC with 2-die and 4-die are shown in Figure 7 and Figure 8, respectively. Although the 2-die and 4-die ICs have a smaller footprint compared to the planar, the profile sizes have been scaled up for clarity purposes. Note that the 3D ICs have similar thermal profiles as the planar IC. Figure 7 and Figure 8 show that the temperatures of individual functional blocks have increased as compared to the corresponding planar blocks. The temperatures on the 3D ICs are higher than the temperatures on the planar IC due to three reasons. One, the 3D ICs have a higher power den-




Figure 7: Thermal Profile of the 2-die 3D Processor




Figure 8: Thermal Profile of the 4-die 3D Processor

sity due to vertical stacking of the active devices. Two, the heat dissipation mechanism is less efficient in 3D ICs due to lower temperature gradients and longer heat dissipation paths to the heat sink. Three, the reduced die footprint of 3D ICs reduces the area of contact with the heat spreader and reduces the opportunity to convey the heat to the heat sink.

6. RELATED WORK

Thermal management is already a significant problem in current planar ICs and researchers are focusing efforts on building thermal-aware microarchitectures [32, 25]. There has been some recent work in the thermal analysis of 3D ICs [27, 28, 18]. Im et al. [28] derived analytical models for the thermal analysis of 3D ICs using data from the ITRS [33] and reported the temperature increase in 3D ICs to vary linearly with power density and as the square of the number of die. Our methodology uses Spice circuit simulations for latency and power estimates of circuit blocks and an existing thermal simulator for temperature estimates. Chiang et al. [27] considered heterogeneous 3D ICs and reported that the die temperatures on 3D ICs from thermal simulations are much lower if via effect is modeled, since vias serve as efficient heat dissipating paths. We model a homogeneous IC of a high-performance microprocessor with self-stacked circuit blocks. We factor the via effect as well as clock distribution power and leakage power in our thermal model. We use modern packaging solutions in our thermal model. Das et al. [18] analyzed the thermal behavior of two data-processing 3D circuits for FFT and DES and showed that the thermal performance of 3D ICs can be controlled by trading-off either energy or silicon area. In this

paper, we analyze the thermal impact of the 3D technology on the design of high-performance microprocessors including SRAM-based and CAM-based circuit blocks as well as data-processing units.

7. CONCLUSIONS

3D integrated circuit (3D IC) technology greatly reduces wire latencies thus providing faster on-chip communication. The benefits of 3D ICs increase as we stack more die, due to successive reductions in wire delays. But increased power density and longer heat dissipation paths can cause the thermal behavior to worsen in 3D ICs. In this paper, we analyzed the thermal behavior of a high-performance microprocessor built with two die and four die in a 3D technology and showed that the temperature increases on the 3D implementations are much less than previously reported when we include modeling refinements such as via layers, copper metallization, and modern packaging materials. We demonstrated that the 3D implementations of our planar processor have similar thermal profiles as the planar IC.

Acknowledgments

Funding and equipment for this project have been provided by Intel Corporation and a grant from the Microelectronics Advanced Research Corporation (MARCO).

8. REFERENCES

- [1] J. W. Joyner, R. Venkatesan, P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, "Impact of three-dimensional architectures on interconnects in gigascale integration," *IEEE Transactions on VLSI*, vol. 9, no. 6, pp. 922–928, Dec 2001.
- [2] K. Puttaswamy and G. H. Loh, "Implementing Caches in a 3D Technology for High Performance Processors," in *Proceedings of the International Conference on Computer Design*, San Jose, CA, USA, October 2005.
- [3] Y.-F. Tsai, Y. Xie, N. Vijaykrishnan, and M. J. Irwin, "Three-Dimensional Cache Design Using 3DCacti," in *Proceedings of the International Conference on Computer Design*, San Jose, CA, USA, October 2005.
- [4] K. Puttaswamy and G. H. Loh, "Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology," in *Proceedings of the International Symposium on VLSI*, Karlsruhe, Germany, March 2006.
- [5] J. W. Joyner and J. D. Meindl, "Opportunities for reduced power dissipation using three-dimensional integration," in *Proceedings of the International Interconnect Technology Conference*, 2002, pp. 148–150.
- [6] S. Borkar, "Design Challenges of Technology Scaling," *IEEE Micro Magazine*, vol. 19, no. 4, pp. 23–29, July 1999.
- [7] D. Brooks, P. W. Cook, P. Bose, S. E. Schuster, H. Jacobson, P. N. Kudva, A. Buyuktosunoglu, J.-D. Wellman, V. Zyuban, and M. Gupta, "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors," *IEEE Micro Magazine*, vol. 20, no. 6, pp. 26–44, November 2000.
- [8] B. Black, D. Nelson, C. Webb, and N. Samra, "3D Processing Technology and its Impact on IA32

- Microprocessors,” in *Proceedings of the 22nd International Conference on Computer Design*, San Jose, CA, USA, October 2004, pp. 316–318.
- [9] K. W. Guarini, A. W. Topol, M. Jeong, R. Yu, L. Shi, M. R. Newport, D. J. Frank, D. V. Singh, G. M. Cohen, S. V. Nitta, D. C. Boyd, P. A. O’Neil, S. L. Tempest, H. B. Pogge, S. Purushothaman, and W. E. Haensch, “Electrical Integrity of State-of-the-Art 0.13 μ m SOI CMOS Devices and Circuits Transferred for Three-Dimensional (3D) Integrated Circuit (IC) Fabrication,” in *Proceedings of the International Electron Devices Meeting*, December 2002, pp. 943–945.
- [10] D. Nelson, C. Webb, D. McCauley, K. Raol, J. R. II, J. DeVale, and B. Black, “A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvements through RC Mitigation,” in *Proceedings of the 21st International VLSI Multilevel Interconnection Conference*, Waikoloa Beach, HI, USA, September 2004.
- [11] P. Reed, G. Yeung, and B. Black, “Design Aspects of a Microprocessor Data Cache using 3D Die Interconnect Technology,” in *Proceedings of the International Conference on Integrated Circuit Design and Technology*, Austin, TX, USA, May 2005, pp. 15–18.
- [12] L. Cheng, L. Deng, and M. Wong, “Floorplan Design for 3-D VLSI Design,” in *Proceedings of the Asia South Pacific Design Automation Conference*, Shanghai, China, January 2005.
- [13] J. Cong and Y. Zhang, “Thermal-Driven Multilevel Routing for 3-D ICs,” in *Proceedings of the Asia South Pacific Design Automation Conference*, Shanghai, China, January 2005.
- [14] S. Das, A. Fan, K.-N. Chen, and C. S. Tan, “Technology, Performance, and Computer-Aided Design of Three-Dimensional Integrated Circuits,” in *Proceedings of the International Symposium on Physical Design*, Phoenix, AZ, USA, April 2004, pp. 108–115.
- [15] B. Goplen and S. Sapatnekar, “Efficient Thermal Placement of Standard Cells in 3D ICs Using a Force Directed Approach,” in *Proceedings of the International Conference on Computer-Aided Design*, San Jose, CA, USA, November 2003, pp. 81–85.
- [16] S. K. Lim, “Physical design for 3D system on package,” *IEEE Design & Test of Computers*, vol. 22, no. 6, pp. 532–539, Nov.-Dec 2005.
- [17] A. Rahman and R. Reif, “System Level Performance Evaluation of Three-Dimensional Integrated Circuits,” *IEEE Transactions on VLSI*, vol. 8, no. 6, pp. 671–678, June 2000.
- [18] S. Das, A. Chandrakasan, and R. Reif, “Timing, energy, and thermal performance of three-dimensional integrated circuits,” in *GLSVLSI ’04: Proceedings of the 14th ACM Great Lakes symposium on VLSI*, 2004, pp. 338–343.
- [19] P. Morrow, M. J. Koblinsky, S. Ramanathan, C.-M. Park, M. Harnes, V. Ramachandrarao, H. mog Park, G. Kloster, S. List, and S. Kim, “Wafer-Level 3D Interconnects Via Cu Bonding,” in *Proceedings of the 21st Advanced Metallization Conference*, San Diego, CA, USA, October 2004.
- [20] R. Reif, A. Fan, K.-N. Chen, and S. Das, “Fabrication Technologies for Three-Dimensional Integrated Circuits,” in *Proceedings of the 3rd International Symposium on Quality Electronic Design*, San Jose, CA, USA, March 2002, pp. 33–37.
- [21] E. C. Samson, S. V. Machiroutu, J.-Y. Chang, I. Santos, J. Hermerding, A. Dani, R. Prasher, and D. W. Song, “Interface Material Selection and a Thermal Management Technique in Second-Generation Platforms Built on Intel Centrino Mobile Technology,” *Intel Technology Journal*, vol. 9, no. 1, February 2005.
- [22] S. Gupta, M. Hilbert, S. Hong, and R. Patti, “Techniques for Producing 3D ICs with High-Density Interconnect,” in *Proceedings of the 21st International VLSI Multilevel Interconnection Conference*, Waikoloa Beach, HI, USA, September 2004.
- [23] Tezzaron Semiconductor, “WWW Site,” <http://www.tezzaron.com>.
- [24] Berkeley Predictive Technology Model, “WWW Site,” <http://www-device.eecs.berkeley.edu/ptm>.
- [25] K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, “Temperature-Aware Microarchitecture: Modeling and Implementation,” *Transactions on Architecture and Code Optimization*, vol. 1, no. 1, pp. 94–125, March 2004.
- [26] CRC Press, “CRC Handbook of Chemistry,” <http://www.hbcpnetbase.com/>.
- [27] T.-Y. Chiang, S. J. Souri, C. O. Chui, and K. C. Saraswat, “Thermal analysis of heterogeneous 3D ICs with various integration scenarios,” in *International IEDM Technical Digest*, 2001, pp. 31.2.1–31.2.4.
- [28] S. Im and K. Banerjee, “Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs,” in *International IEDM Technical Digest*, Dec 2000, pp. 727–730.
- [29] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: a framework for architectural-level power analysis and optimizations,” in *Proceedings of the 27th annual international symposium on Computer architecture*, 2000, pp. 83–94.
- [30] G. Sery, S. Borkar, and V. De, “Life is cmos: why chase the life after?” in *Proceedings of the 39th conference on Design automation*, 2002, pp. 78–83.
- [31] R. S. Prasher, J.-Y. Chang, I. Sauciu, S. Narasimhan, D. Chau, G. Chrysler, A. Myers, S. Prstic, and C. Hu, “Nano and Micro Technology-Based Next-Generation Package-Level Cooling Solutions,” *Intel Technology Journal*, vol. 9, no. 4, November 2005.
- [32] K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, “Temperature-Aware Microarchitecture,” in *Proceedings of the 30th International Symposium on Computer Architecture*, May 2003, pp. 2–13.
- [33] International Technology Roadmap for Semiconductors, “WWW Site,” <http://public.itrs.net>.